

Synthesis and Simulation of Data Scrambler, Convolution Encoder, Data Interleaver and BPSK Modulator for WLAN (802.11a) Base band Chip

Dr. Pradeep B. Mane, Shobha N. Pawar

Abstract—The growth of 802.11-based wireless LANs provides higher data rates and greater system capacities. Among the IEEE 802.11 standards, the 802.11a standard based on OFDM modulation scheme has been defined for high-speed and large-system-capacity challenges. The paper firstly introduces WLAN and compares different WLAN standards. It presents the design of data scrambler, convolution encoder, data interleaver and BPSK modulator for WLAN 802.11a transmitter, it also presents the synthesis and simulation results for the same using Xilinx CPLD XA9536XL-15-VQ44.

Keywords- WLAN, OFDM, VHDL .

I. INTRODUCTION

Wireless technology has helped to simplify networking by enabling multiple computer users to simultaneously share resources in a home or business without additional or intrusive wiring. These resources include a broadband Internet connection, data files, network printers, and even streaming audio and video [1]. This kind of resource sharing has become important as computer users have changed their habits from using single, stand-alone computers to working on networks with multiple computers, each with different operating systems and varying peripheral hardware. Components that can connect into a wireless medium in a network are called as stations. All stations are equipped with wireless network interface controllers (WNICs). Wireless stations fall into one of two categories: access points, and clients.




Fig. 1 .WLAN Architecture

Access points (APs), normally routers, are base stations for the wireless network. They transmit and receive radio frequencies for wireless enabled devices to communicate with. Wireless clients can be mobile devices such as laptops, IP phones, personal digital assistants and other smart phones, or fixed devices such as desktops and workstations that are equipped with a wireless network

interface. The basic service set (BSS) is a set of all stations that can communicate with each other. There are two types of BSS: Independent BSS (also referred to as IBSS), and infrastructure BSS. Every BSS has an identification (ID) called the BSSID, which is the MAC address of the access point servicing the BSS. An independent BSS (IBSS) is an ad-hoc network that contains no access points, which means they cannot connect to any other basic service set. An infrastructure can communicate with other stations not in the same basic service set by communicating through access points. An extended service set (ESS) is a set of connected BSSs. Access points in an ESS are connected by a distribution system. Each ESS has an ID called the SSID which is a 32-byte (maximum) character string. A distribution system (DS) connects access points in an extended service set. The concept of a DS can be used to increase network coverage through roaming between cells. DS can be wired or wireless. Current wireless distribution systems are mostly based on WDS or MESH protocols, though other systems are in use. This paper is organized as follows section II discusses the WLAN types. In section III, detailed block diagram with description for WLAN 802.11a is presented. Section IV emphasize on implementation of data scrambler, convolution encoder, data interleaver and BPSK modulator. Section V, simulation results in Xilinx CPLD XA9536XL-15-VQ44 are presented. Finally the paper is concluded in section VI.

II. WLAN TYPES

The Institute of Electrical and Electronic Engineers (IEEE) released the 802.11 specifications in June 1999. The initial specification is 802.11, operated in the 2.4 GHz range and supports a maximum data rate of 1 to 2




Fig 2. WLAN Evolution [8]

Mbps using a technology known as phase-shift keying (PSK) modulation. In late 1999, two new standards were released. The 802.11b specification adds two higher data rates of 5.5 and 11 Mbps in the 2.4 GHz range using Complementary Code Keying (CCK) [1, 2, 3] while the 802.11a specification is the standard for broadband communication systems and utilizes the 5 GHz UNII band and supports data rates up to 54 Mbps. The data rate can be changed with different coding rates according to the modulation type. The data is modulated with BPSK, QPSK, and 16/64QAM [3]. 802.11g is a high data rate extension to 802.11 in the 2.4 GHz ISM band, and is compatible with 802.11b. 802.11g uses Orthogonal Frequency Division Multiplexing (OFDM) as radio transmission method, and supports four modulation formats (BPSK, QPSK, 16QAM, 64QAM) and convolution coding [8].

III. BLOCK DIAGRAM

The general block diagram of the transmitter for OFDM based WLAN 802.11a is shown in fig.3 [5]. Before transmission data is encrypted and encoded for secure and error free communication using Data scrambler and convolutional encoder. A scrambler is a device that transposes or inverts signals or otherwise encodes a message at the transmitter to make the message unintelligible at a receiver not equipped with an




Fig. 3 WLAN (802.11a) transmitter [5]

Appropriately set descrambling device. The Convolution Encoder core can be used in a wide variety of error correcting applications and is typically used in conjunction with the Viterbi Decoder. A block interleaver accepts a set of symbols and rearranges them, without repeating or omitting any of the symbols in the set. The number of symbols in each set is fixed for a given interleaver. The interleaver's operation on a set of symbols is independent of its operation on all other sets of symbols. An interleaver permutes symbols according to a mapping. A corresponding deinterleaver uses the inverse mapping to restore the original sequence of symbols. Interleaving and deinterleaving can be useful for reducing errors. Then 64 point IFFT has been performed which converts frequency domain to time domain [6, 7]. The required bandwidth of the transmitted signal is 20 MHz and the OFDM symbol duration is 4 us including 0.8 us for a guard interval. Thus, in effect, the IFFT operation has to be computed within 3.2 us without the guard interval. The OFDM sub carriers shall be modulated by using BPSK, QPSK, 16-QAM, or 64-QAM modulation, based on the RATE requested. The encoded and interleaved binary serial input data shall be divided into groups of N_{BPSK} (1, 2, 4, or 6)

bits and converted into complex numbers representing BPSK, QPSK, 16-QAM, or 64-QAM constellation points. By multiplying the resulting (I+jQ) value with a normalization factor KMOD, output values are formed, $d = (I + jQ) * KMOD$.

The stream of complex numbers is divided into groups of $N_{SD} = 48$ complex numbers. We shall denote this by writing the complex number $d_{k,n}$, which corresponds to sub carrier k of OFDM symbol n , as follows:

$$D_{k,n} = d_{k+NSD * n}, k = 0, \dots, NSD - 1, n = 0, \dots, NSYM - 1$$

The number of OFDM symbols, NSYM, An OFDM symbol, $r_{DATA,n}(t)$, is defined as [5]. Equation is Shown in Appendix [5]. 802.11a uses two sub bands, 5.15GHz to 5.35GHz and 5.725GHz to 5.825 GHz. Two sub bands together gives bandwidth of 300MHz, which is divided into 12 non overlapping data channels of 20MHz each [4]. XILINX Virtex-V LX330 performs the signal processing for 802.11a operation in Tx and Rx direction, e.g. interleaver, mapper, IFFT, insertion of guard interval [9].

IV. IMPLEMENTATION

A. Data Scrambler




Fig.4 data scrambler [5]

The DATA field, composed of SERVICE, PSDU, tail, and pad parts, shall be scrambled with a length-127 frame-synchronous scrambler. The frame synchronous scrambler uses the generator polynomial $S(x)$ as follows: $S(x) = x^7 + x^4 + 1$ [5]. Scrambler and Descrambler use a shifting operation to introduce the delay in the data so as to obtain the required Cryptogram. X represents the delay operator (i.e. x^N indicates the sequence is delayed by N units). The symbol '+' in the above equation represents modulo-2 addition [5]. For WLAN 802.11a, data is delayed by seven delay elements (flip flops). Outputs of 7th, 4th delay elements are modulo-2 added with 1 and gives scrambled data. Because seven data elements are used output is undefined for first seven clock pulses.

B. Convolutional Encoder

The DATA, shall be coded with a Convolutional encoder of coding rate $R = 1/2, 2/3, \text{ or } 3/4$, corresponding to the desired data rate. The bit denoted as "A" shall be output from the encoder before the bit denoted as "B". Higher rates are derived from it by employing "puncturing." Puncturing is a procedure for omitting some of the encoded bits in the transmitter thus reducing the number of transmitted bits and increasing the coding rate and inserting a dummy "zero" metric into the convolutional decoder on the receiver side in place of the omitted bits. [5]. The convolutional encoder shall use the industry-standard generator polynomials, $g_0 = (133)_8$

$= (1011011)_2$ and $g_1 = (171)_8 = (1111001)_2$, of rate $R = \frac{1}{2}$. Here A is the output of encoder after modulo-2 addition of input data, 2nd, 3rd, 5th and 6th delay element, based on 1011011. B is the output of encoder after modulo-2 addition of input data, 1st, 2nd, 3rd and 6th delay element, based on 1111001.

Macro cells Used	Pterms Used	Registers Used	Pins Used	Function Block Inputs Used
9/36 (25%)	10/180 (6%)	8/36 (23%)	3/34 (9%)	9/108 (9%)




Fig.5 convolutional encoder [5]

C. Data Interleaver

In WLAN the interleaver is defined by a two-step permutation. The first permutation ensures that adjacent coded bits are mapped onto nonadjacent sub carriers. The second ensures that adjacent coded bits are mapped alternately onto less and more significant bits of the constellation and, thereby, long runs of low reliability (LSB) bits are avoided.

D. BPSK Modulator

In WLAN BPSK modulation is used for 6,9Mbps data rate, QPSK, 16-QAM, 64-QAM is used for higher data rates. From encoding table given below if input bit is 0 in phase component is -1 and quadrature component is 0 while if input is 1 in phase component is 1 and quadrature component is 0.

TABLE I. BPSK encoding table

Input bit	I-out	Q-out
0	-1	0
1	1	0

V. SIMULATION RESULTS

A. Data Scrambler




Fig. 6. RTL Schematic




Fig. 7. Simulation Waveform

TABLE II. Resources Summary

B. Convolutional Encoder




Fig. 8. RTL Schematic




Fig. 9 Simulation Waveform

TABLE III. Resources Summary

Macrocells Used	Pterms Used	Registers Used	Pins Used	Function Block Inputs Used
12/36 (34%)	26/180 (15%)	6/36 (17%)	5/34 (15%)	15/108 (14%)

C. Data Interleaver




Fig. 10. RTL Schematic




Fig. 11. Simulation Waveform

TABLE IV. Resources Summary

Macrocells Used	Pterms Used	Registers Used	Pins Used	Function Block Inputs Used
16/36 (45%)	16/180 (9%)	0/36 (0%)	32/34 (95%)	16/108 (15%)

D. BPSK Modulator




Fig. 12. RTL Schematic




Fig. 13. Simulation Waveform

TABLE V. Resources Summary

Macrocells Used	Pterms Used	Registers Used	Pins Used	Function Block Inputs Used
64/72 (89%)	31/360 (9%)	0/72 (0%)	65/69 (95%)	2/144 (2%)

VI. CONCLUSION

This paper summarized different types of WLAN and partial simulation of WLAN 802.11a. Diverse hardware requirements including processing speed, flexibility, integration and time to market necessitate a CPLD based implementation. Convolutional encoder has been designed for coding rate of 1/2, using puncturing; coding rate can be changed to 2/3 or 3/4 for higher data rates. BPSK is selected as a modulation scheme for 6Mbps data rate. Data scrambler, convolutional encoder, data interleaver and BPSK modulator has been simulated using Xilinx ISE simulator, data scrambler utilize 9 macro cells out of 36 which is only 25% of available logic, convolutional encoder utilize 12 macro cells out of 36 which is 34% of available logic and data interleaver utilize 16 macro cells out of 36 which is only 45% of available logic of Xilinx CPLD XA9536XL-15-VQ44.

REFERENCES

[1] Hongying Hen, Gaofa Xiao, Xin'an Wang, Yuzhong Jiao; "Design, Implementation And Testing Of An IEEE802.11 B/G Baseband Chip", ASIC, 2007. ASICON '07. 7th International Conference on Digital Object Identifier: 10.1109/ICASIC. 2007.4415785 Publication Year: 2007, Page(S): 934 – 937.

[2] M.J. ; Vicedo, Valls;" Almenar, Canet "Design Of A Digital Front-End Transmitter For OFDM LAN Systems Using FPGA", Control, Communications And Signal Processing, 2004. First International Symposium on Digital Object Identifier: 10.1109/ISCCSP. 2004. 1296339 Publication Year: 2004, Page(S): 503 – 506.

[3] Hyun Lee, Je-Hoon Lee, Kyoung-Rok Cho, Seok-Man Kim;" Implementation of IEEE 802.11a Wireless LAN" Convergence and Hybrid Information Technology, 2008. ICCIT '08. Third International Conference on Volume: 2 Digital Object Identifier: 10.1109/ICCIT.2008.205 Publication Year: 2008, Page(S): 291 – 296.

[4] Baas, Meeuwssen, M. J.; Sattari;" A Full Rate Software Implementation Of An IEEE802.11 A Compliant Digital Baseband Transmitter", Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on Digital Object Identifier: 10.1109/SIPS.2004.1363036 Publication Year: 2004, Page(S): 124 – 129.

[5] IEEE, IEEE Standard for a Wireless LAN Medium Access Control and Physical Layer Specification: High-Speed Physical Layer in the 5 GHz Band, Dec. 1999.

[6] Bin Zhao, Yajuan He, Yeo, Zhongjun Wang; "Low Power Implementation of FFT/IFFT Processor for IEEE 802.11a Wireless LAN Transceiver" Communication Systems, 2002. ICCS 2002. The 8th International Conference on Volume: 1 Digital Object Identifier: 10.1109/ICCS.2002.1182475 Publication Year: 2002, Page(S): 250 - 254 Vol.1.

[7] Chin-Teng Lin, Lan-Da Van, Yuan-Chu Yu, " A Low-Power 64-Point FFT/IFFT Design For IEEE802.11a WLAN Application" Circuits And Systems, 2006. ISCAS 2006. Proceedings. 2006IEEE International Symposium on Digital Object Identifier: 10.1109/ISCAS.2006. 1693635 Publication Year: 2006, Page(S): 4 Pp. – 4526.

[8] Abdollahi-Alibeik, S.; Baytekin, B.; Kheirkhahi, A , Chen P., Hwang J., Ke Gong ,Limotyakis, S., Mack, M.P., Mehta, S.S., Nathawad, L.Y., Sankaran, S.G., Samavati, H., Vakili-Amini, B.; Chen, S.-W.M.; Terrovitis, M.; Kaczynski, B.J.; Gan, H.; Lee, M.; Chang, R.T.; Dogan, H.; Onodera, K.; Mendis, S.; Chang, A.; Rajavi, Y.; Jen, S.H.-M.; Su, D.K.; Wooley, B., Zargari, M; "Design And Implementation Of A CMOS 802.11n Soc" Communications Magazine, IEEE Volume: 47 , Issue: 4 Digital Object Identifier: 10.1109/MCOM.2009.4907420 Publication Year: 2009 , Page(S): 134 – 143.

[9] Ralf Eickhof, Klaus Tittelbach Helmrich, Michael Wickert, Jens Wagner "Physical Layer Amendments For MIMO Features In 802.11a", Future Network & Mobile Summit 2011 Conference Proceedings Paul Cunningham And Miriam Cunningham (Eds) IIMC International Information Management Corporation, 2011 ISBN: 978-1-905824-25-0 .

AUTHOR BIOGRAPHY



Mr. Pradeep B. Mane received his BE (E&Tc) and ME (E&Tc) degree from Government College of Engineering Pune, India and P.hD from Bharati vidyapith university. He worked in Philips India ltd. for three years, 15 years in Bharati vidyapith COE Pune and currently working as a principal in AISSMS's Institute of Information Technology, Pune. He was a member of the BOS for Electronics faculty in Bharati Vidyapith University. He has co-authored five books for engineering courses with Technova publications pune in the subjects of Radio and TV engineering and computer networks. He has published 40 papers in national, international conferences and seminars. He has 10 national and international journal publications. He is a regular

reviewer for Springer wireless communications journal. His area of interest is wireless communication and networking. He is a fellow of IETE and ISTE.



Ms. Shobha N. Pawar received her BE (E&Tc) degree from SVPMS's College of engineering, Malegaon, India in 2007 and pursuing ME (E&Tc-Microwaves) from AISSMS's College of Engineering, Pune. She worked with Cusrow wadia institute of technology, Pune for two years and currently working as a lecturer with AISSMS's, Institute of Information Technology, and Pune. She

has two international journal publications. She is a fellow of ISTE.

APPENDIX

$$r_1(DATA, n^T(t)) = w_1(TSYN^T(t)) \left(\sum_{k=0}^{N-1} (N_1(SD^T(-1))) \right) \prod_{k=0}^{N-1} [d_1(k, n) \exp(j2\pi M(k) \Delta_1 F(t - T_1 G)]$$