

Design and Fabrication of High Gain Low Noise Amplifier at 4 GHz

Tran Van Hoi, Nguyen Xuan Truong, Bach Gia Duong

Broadcasting College 1, Voice of Viet Nam, Ha Nam, Viet Nam

University of Engineering and Technology, Viet Nam National University, Ha Noi, Viet Nam

Abstract— In this paper, the aim is to design, simulate and fabricate a two-stage low noise amplifier circuit (LNA) with high gain and low noise figure using GaAs FET for frequency from 3.7 GHz to 4.2 GHz, which is used for C band satellite receiver systems. The most important thing in the design of the LNA is to require the trade-off many important characteristics such as: Gain, noise figure, stability, and bandwidth. The LNA uses a diagram of the two-stage cascade to create high gain and noise figure as lower as possible. All of the designed, simulated and fabricated processes were done using Agilent' ADS 2009 package and machine LPKF Promomat C40. The LNA has successfully been fabricated on Rogers FR4 type with following specifications: Maximum overall gain of 25.4 dB, operating frequency: 3.7 GHz to 4.2 GHz, noise figure is less than 1.1dB, good impedance input-and-output matching, input impedance: 50 ohm.

Index Terms—Low noise amplifier, C band, noise figure, satellite receiver, Advance Design System.

I. INTRODUCTION

Satellite communications played an important role not only in civilian communications but also in military purposes. It is also known such as the way of communication provides broadband and Internet services and will continue to play an important role in the future generation networks. To amplify the very small received signals in satellite receiver systems, a low noise amplifier, which is placed right after the antenna, is required. This stage has an important role in quality factor of the receiver, due to the signal to noise ratio of the receiver has the dominant effect on the noise of the first amplifier stage. The goal of this paper is to design a wideband LNA with the lowest noise figure, gain as high as possible. In order to obtain the demand of the system consisting of gain, noise figure, bandwidth, we have deal with the design of two-stage LNA. The first stage will be optimize the noise figure, bandwidth and the second stage will be increase overall gain. The transistor amplifier used here to design is spf-2086, which was fabricated in pHEMT GaAs FET technology with low noise figure, high gain and operating frequencies to 12 GHz.

II. DESIGN AND SIMULATION RESULTS

A. Analysis of the low noise amplifier

The configuration of the LNA in the paper is a two-stage cascade amplifier based on the design of single-stage one. The block diagram of two-stage cascade LNA illustrated the Fig.1




Fig 1: Diagram of two-stages cascade LNA

This two-stage amplifier have the same structure, however they were provided the different bias voltage. In order to achieve bandwidth 500 MHz, we suppose the design of the center frequency at 4.0 GHz. A single-stage amplifier with matching networks at the input and output terminals of the transistor spf-2086 are shown in Fig.2. To delivered the maximum power from source to load, the input and output impedances of transistor have to match to the source and load impedances Z_S and Z_L . In this case, Z_S and Z_L is equal 50Ω [1].




Fig 2: The typical diagram of a single stage amplifier stage.

The stability of an amplifier is a very important consideration in a design and can be determined from the S parameters of the transistor; the stability condition of an amplifier circuit is frequency dependent. From the S2P data provided by Stanford Micro devices, we can check stability performance by calculating stability factor K using ADS package, the results shows in fig 3:

The result in Fig.3 illustrates that the device is potentially unstable at from 3.7 GHz to 4.2 GHz. It can be stabilized by adding a resistor of value 10Ω at the drain. This value was obtained by tuning and optimization in ADS, the results shows in fig 4.




Fig 3: The stability factor K of transistor




Fig 4: The stability factor K after tuning

B. Design of the matching networks

The first stage has an important rule in quality factor of the receiver. Because any noise injected by components in a system is amplified by later gain stages along with the signal, it is essential that the signal be amplified early in the receiver chain while adding as little noise as possible. Therefore, important to optimize characteristics to trade-offs between gain, stability, and noise figure [2].

From the S parameters and noise parameters at 4.0 GHz is provided as follows: Minimum noise factor $F_{min} = 0.654$ dB, $\Gamma_{opt} = 0.561 e^{34.342j}$, the noise resistance $R_N = 50$ $r_n = 11\Omega$. These values are taken from the data of the transistor after adding a resistor of value 10Ω at the drain. Then the noise figure at this frequency is calculated to be as follows:

$$F = F_{min} + \frac{4R_N}{Z_o} \left(\frac{|\Gamma_{opt} - \Gamma_s|^2}{|1 + \Gamma_{opt}|^2 (1 - |\Gamma_s|^2)} \right)$$

In order to obtain the minimum noise figure, the reflection coefficient Γ_s look into the source is matched to Γ_{opt} and is found to be: $\Gamma_s = 0.561 e^{34.342j}$. With Γ_{in} is set to be the conjugate of Γ_s , the reflection coefficient looking into the load is shown below:

$$\Gamma_L^* = \frac{S_{22} - \Delta\Gamma_s}{1 - S_{11}\Gamma_s\Delta} = 0.3168 - 0.2183 * j$$

In the second stage, we will design for maximum gain. The overall transducer gain is $G_T = G_S \cdot G_0 \cdot G_L$. Since G_0 is fixed for a given transistor, the overall gain of the amplifier will be controlled by the gains, G_S and G_L of the matching sections [3]. In order to transfer the maximum power from the input matching networks to the transistor will occur when $\Gamma_S = \Gamma_{in}^* = S_{11}^* = 0.506 e^{116.345j}$ and the maximum power transfer from the transistor to the output matching network will occur when $\Gamma_L = \Gamma_{out}^* = S_{22}^* = 0.454 e^{19.299j}$. The value of Γ_S and Γ_L is then used for the design of the input and output matching networks using smith chart. The matching networks can be designed by some methods such as using lumped components, stubs, quarter-wave transformer or using general transmission line. However, in this paper the design of the LNA using opened stubs matching networks. The completed LNA with two stages was shown in Fig.5. The power supply for spf-2086 is 5V/40 mA and the voltage of biasing point is obtained at -0.8V.

C. Simulation of the LNA

The initial simulations to test the LNA performance were done with the S-Parameter file of the transistor. The results were shown in the bellow Figs.




Fig 5: The S_{21} and S_{11} of the LNA.

The Fig.5 indicates the overall gain (S_{21}) and input impedance matching (S_{11}) parameter which have been achieved: overall gain is greater than 34 dB from 3.7 GHz to 4.2 GHz and the maximum gain obtains 38 dB at 3.7 GHz. The input impedance matching value is acceptable.

The result in Fig.7 shows the value of the output impedance matching (S_{22}) and reverse isolation (S_{12}). The output impedance matching is quite good and minimum value is -27.799 dB at 3.934 GHz. The value of reverse isolation (S_{12}) is very good in working band. The noise figure of the LNA is plotted in Fig.8 with maximum level reaches at 1.061 dB.




Fig 6: Schematic of the two-stage cascade LNA




Fig 7: The S_{22} and S_{12} of the LNA




Fig 8: The noise figure of the amplifier

III. EXPERIMENTAL RESULTS

The LNA circuit was successfully fabricated in Laboratory with the aid of the ADS package and machine LPKF Promomat C40. The result was shown in Fig.9.



Fig 9: The fabricated LNA

The circuit was supplied V_{ds} of 5VDC and V_{gs} of -0.8 VDC through the DC pins at the top of the board. The drain current was measured to be about 20 mA. The testing results are measured on the vector network analyzer 37369D - Anritsu technology up to 40 GHz.




Fig 10: The gain of the LNA



Fig 11: The input reflection coefficient S_{11}




Fig 12: The output reflection coefficient

The result in Fig.10 determines the maximum gain of 25.4 dB at 4.05 GHz and circuit amplifies wideband from 3.7 to 4.2 GHz with gain is greater than 22.47 dB. The magnitude of S_{11} and S_{22} in Fig.11 and Fig.12 clearly illustrate the quite good impedance input-and-output matching of the cascade amplifier at C band. The S_{11} and S_{22} value are greater than the simulated value.




Fig 13: The S_{12} parameter

The reverse isolation observes above is good agreement between the simulated and measured result.

IV. CONCLUSION

A two-stage LNA with spf-2086 was designed and demonstrated with simulations in ADS package as well as tuning for the optimum gain, noise figure and bandwidth. The design was fabricated and the board was measured and analyzed together with the simulated results. In summary, the measurement results of wideband low noise amplifier circuit were compared to references with following parameters:

Table 1: Comparison between measurement results and references

Parameters	Measured results	Ref. [4] Measurement	Ref. [5] Simulation
Frequency	3.7 - 4.2 GHz	5.1 - 5.8GHz	2.5-3.25GHz
NF	1.06 dB	1.30 dB	0.4 dB
S_{21}	25.4 dB	18.5 dB	25 dB
S_{11}	- 23.8 dB	-11.5 dB	-
S_{12}	- 43.5 dB	-27.3 dB	-
S_{22}	- 17.5 dB	-12.3 dB	-
VSWR	-	-	1.3

The benefits of this LNA design are the stability of its performances throughout the wideband frequency range, high gain, low noise and smaller PCB fabrication. Overall, this LNA could be used for C band satellite receiver systems or RF front end application working at 3.7 – 4.2 GHz.

REFERENCES

- [1] David M. Pozar, Microwave Engineering, 3rd Edition, John Wiley & Sons, Inc- New York, United State of America, chap 11, 2005.
- [2] G. Gonzalez, Microwave transistor amplifiers – analysis and design, second dition, Prentice Hall, Inc, 1997.
- [3] Tran Van Hoi, Hoang Duc Long, Bach Gia Duong, “High Gain Low Noise Amplifier design used for RF Front End Application”, The 2013 IEICE International Conference on Integrated Circuits, Design, and Verification, pp. 243-247, 2013.
- [4] Othman A.R, Ibrahim A.B, Husain M.N, Ahmad M.T, Senon M., “High Gain Low Noise Cascade LNA Using T-Matching Network for Wireless Applications”, IEEE Asia-Pacific Conference on Applied Electromagnetics (APACE 2012), 2012, pp 383 - 387.
- [5] Zhihong Dai; Yongzhong Hu; Kunzhi Xu, “Two-stage Low Noise Amplifier for BD-II Receiver Application”, 5th Global Symposium on Millimeter Waves (GSMM 2012), 2012, pp. 303-306.
- [6] A. F. Osman and N. Mohd. Noh, Wideband LNA Design for SDR Radio using Balanced Amplifier Topology, 2012 4th Asia Symposium on Quality Electronic Design, pp.86-90.
- [7] Abhimanyu Athikayan, Aswathy Premanand, Athira Damodaran, Gayathry Girisani, Design Of Low Noise Amplifier

At 4 Ghz, 2011 International Conference on Information and Electronics Engineering, pp 209 – 212.

- [8] Tran Van Hoi, Hoang Duc Long, Bach Gia Duong, “High Gain Low Noise Amplifier design used for RF Front End Application”, The 2013 IEICE International Conference on Integrated Circuits, Design, and Verification, pp. 243-247, 2013.
- [9] Z. Abolfazl, A. B. Masih, A. Jafar, D. Masoud, “A 3-5 GHz Ultra Wideband Common-Gate Low Noise Amplifier”, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

AUTHOR’S PROFILE



Tran Van Hoi was born in Phu Ly City, Ha Nam Province, Viet Nam, in 1978. He obtained the B.S degree in telecommunication techniques from University of Transport and communications (UTC) in 2001. He received M.S degree in electronic wireless and communication from Le Quy Don Technical University in 2004. Since 2001, He has been a lecturer in Broadcasting College 1, Voice of Viet Nam. Currently, He is a Ph.D student in University of Engineering and Technology, Vietnam National University. His research interests involves in RF Analog Signal Processing, RF design, RF chip design, Automatic Control.

Email: tranvanhoi@vov.org.vn



Dr. Nguyen Xuan Truong was born in Ha Noi City, Viet Nam, in 1964. He completed his B.S degree in electronics and telecommunications from Ha Noi University of Science and Technology in 1986, M.S degree in 2002 and Ph.D. degree in 2009. Since 1986, He has been a lecturer in Broadcasting College 1, Voice of Viet Nam. His research interests involves in Analog and Digital Signal Processing, Television Technology, RF design, Automatic Control.

Email: nguyexuantruong@vov.org.vn



Assoc. Prof. Bach Gia Duong was born in Ha Dong Dist, Ha Noi Province, Viet Nam, in 1950. He received the B.S degree in radio physics in 1972 and the Ph.D. degree in wireless physics from University of Hanoi, in 1988. From 1988 to 1990, he was a research assistant in Leningrad University, Russia. From 1991 to 2005, he was a researcher in academy of air force. Since 2006, He is a lecturer and Head of electronics and telecommunication center, University of Engineering and Technology, Vietnam National University. He is the author of three books and more than 80 articles. His research focuses on Digital Signals Processing, RF Analog Signal Processing, RF chip design, Radar Engineering and Technology, Automatic Control.

Email: duongbg@vnu.edu.vn