

ISSN: 2277-3754 ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 1, July 2012

Design of Energy Efficient Multiplier

Parminder Kaur, Sheenu Thapar, Munish Kumar

Abstract— Energy efficient design is a promising approach for low power area optimized ASIC implementation. The classical set of gates such as AND, OR, and EXOR are not reversible. Reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology, and optical computing in today's emerging technologies. This paper represents a procedure to design a novel 4x4 bit reversible fault tolerant multiplier circuit which can multiply two 4-bit numbers. It is faster and has lower hardware complexity compared to the existing designs. In addition, the proposed reversible multiplier is better than the existing counterparts in terms of delay & power. Thus, this paper provides the initial threshold to building of more complex system which can execute more complicated operations using reversible logic.

Index Terms— Reversible Logic, Parity, Fredkin Gate, IG Gate, Constants, Garbage, Delay.

I. INTRODUCTION

Power dissipation is one of the important parameters in the digital circuit design. In VLSI circuit designing where power dissipation plays an important role, there has been an increasing trend of packing more and more logic elements into smaller and smaller volumes and clocking them with higher frequencies. The logic elements are normally irreversible in nature and according to Landauer's principle [1] irreversible logic computation results in energy dissipation due to power loss. This is because; erasure of each bit of information dissipates at least KTln2 Joules of energy where K is Boltzamann's constant and T is the absolute temperature at which the operation is performed. By 2020 this will become a substantial part of energy dissipation, if Moore's law continues to be in effect which states that processing power will double every 18 months. This particular problem of VLSI designing was realized by Feynman and Bennet in 1970s. In 1973 Bennet [2] had shown that energy dissipation problem of VLSI circuits can be circumvented by using reversible logic. This is so because reversible computation does not require erasing any bit of information and consequently it does not dissipate any energy for computation. Reversible computation requires reversible logic circuits and synthesis of reversible logic circuits differs significantly from its irreversible counter part because of different factors [3]. The technological requirement of designing of energy dissipation free VLSI circuits, particular characteristics of synthesis and testing of reversible circuits and the tremendous advantage of quantum circuits have motivated scientists and engineers from various background (e.g. Physics, Electronics, Computer science, Mathematics, Material science, Chemistry) to study various aspects of reversible circuits. But from the construction point of view classical reversible gates are easy to build [4, 5]. A lot of interesting works are already reported in literature in the field of synthesis [6-10], optimization [11], evaluation [12] and testing [13] of reversible circuits. In a short period the reversible computation has emerged as a promising technology having applications in low power CMOS [14], nanotechnology [15], optical computing [16], optical information processing, DNA computing [17]. bioinformatics, digital signal processing and quantum computing. It is very clear that reversible circuits will play dominant role in future technologies. These facts motivated many researchers to work in this domain. A reversible logic gate must have the same number of inputs and outputs, and for each input pattern there must be a unique output pattern. Thus, Reversible logic circuits avoid energy loss by uncomputing the computed information by recycling the energy in the system [18]. In the design of reversible circuits two restrictions should be considered [19]; firstly, Fan-out is not permitted and secondly, Feedback from gate outputs to inputs is not permitted. Due to these restrictions, synthesis of reversible circuits can be carried out from the inputs towards the outputs and vice versa [20]. So, there is a one-to-one mapping between input and output vector. In an n-output reversible gate, the output vectors are permutations of the numbers 0 to 2n - 1.

A logic synthesis technique using a reversible gate should have the features like minimum gate count along with less use of constants and garbage generation. Reduction of these parameters is the main design focus. Reversible circuits for different purposes like half adder, full adder [23-26], multiplier [27-29] have been proposed recently. Among these reversible circuits, multiplier circuits are of special importance because of the fact that they are the integral components of every computer system, cellular phone and most digital audio/video devices. It is important for every processor to have a high speed multiplier. Multiplier circuits essentially have two components: partial product generation and parallel full adder. Several 4x4 reversible gates (e.g. TSG [24], MKG [25], HNG [26] and PFAG [30]) have been used in reversible multiplier designing to construct the full adder. Since the design is focused on implementing reversible fault tolerant multiplier so proper selection of gate which must have not only reversible property but also be fault tolerant is necessary. However, two major constraints in reversible logic are to minimize the number of constant input and garbage output. The extra input that is added to make function reversible is called constant input [21] whereas



ISSN: 2277-3754 ISO 9001:2008 Certified

International Journal of Engineering and Innovative Technology (IJEIT)


Volume 2, Issue 1, July 2012

extra output that is not necessary for further computations is called garbage output [22].

II. REVIEW OF REVERSIBLE GATES


A. Reversible Gates

There exist many reversible gates in the literature. Among them 2*2 Feynman gate (FG) [34], depicted in Fig. 1 (a), 3*3 Peres gate (PG) [35], depicted in Fig. 1 (b), 3*3 Toffoli gate (TG) [33], depicted in Fig. 1 (c) and 3*3 Fredkin gate (FRG) [34], depicted in Fig. 1 (d) have been studied extensively. Because of their simplicity and low cost there are design approaches and tools that incorporate them separately or in combination with each other [31], [33].



B. Parity Preserving Fault Tolerant Reversible Gates

Fault tolerance is the property that enables a system to continue operating properly in the event of the failure of some its components. If the system itself made of fault tolerant components, then the detection and correction of faults become easier and simple. In communication and many other systems, fault tolerance is achieved by parity. Therefore, parity preserving reversible circuits will be the future design trends to the development of fault tolerant reversible systems in nanotechnology. And a gating network will be parity preserving if its individual gate is parity preserving [32].



(c) IG Gate Fig. 2 Basic Parity Preserving Reversible Gates

A few parity preserving logic gates have been proposed in the literature. Among them 3*3 Feynman Double gate (F2G) [32] depicted in Fig. 2 (a), 3*3 Fredkin gate (FRG) [36] depicted in Fig. 2 (b) and IG gate [37] depicted in Fig. 2 (c) are one-through gates, which means one of the inputs is also output. From Table 1 and 2, it can be seen that the gates F2G, FRG and IG gates are parity preserving since they satisfy $A \oplus B \oplus C = P \oplus Q \oplus R$. And any k*k reversible logic gate where the EX-OR of the inputs matches the EX-OR of the outputs will be parity preserving.

Table1. Truth Table of Parity Preserving Feyman Double Gate
(F2G)

(F2G)									
А	В	С	Р	Q	R				
0	0	0	0	0	0				
0	0	1	0	0	1				
0	1	0	0	1	0				
0	1	1	0	1	1				
1	0	0	1	1	1				
1	0	1	1	1	0				
1	1	0	1	0	1				

Table2. Truth Table of Parity Preserving Fredkin Gate (FRG)

abi	ez. 1ruu	i rable of	r arity r	reservin	д г геакы	ii Gale (r	r
	А	В	С	Р	Q	R	
	0	0	0	0	0	0	
	0	0	1	0	0	1	
	0	1	0	0	1	0	
	0	1	1	0	1	1	
	1	0	0	1	0	0	
	1	0	1	1	1	0	
	1	1	0	1	0	1	
	1	1	1	1	1	1	

Table3. Truth Table of Parity Preserving IG Gate (IG)

ables.	IIuu	I able	di rai	ity ries	ser ving	10.0	ale (I
Α	В	С	D	Р	Q	R	S
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	1	0	1
1	0	0	1	1	1	0	0
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1
	1						

III. PROPOSED WORK

The design of the proposed multiplier is based on parallel operation is done using two steps.

Part I: Partial Product Generation (PPG)

Part II: Reversible Fault Tolerant Parallel Adder (RFTPA)



ISSN: 2277-3754

ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT)

Volume 2, Issue 1, July 2012


As mentioned before, the purpose of this paper is the design of reversible fault tolerant multiplier circuit with the aim of optimizing its hardware complexity to make it more economical in terms of number of garbage outputs and constant inputs without losing its efficiency. The proposed multiplier is implemented using Fredkin and IG gates. The operation of a 4*4 reversible multiplier is shown in Fig. 3. It consists of 16 Partial product bits of the four bit inputs X and Y to perform 4 * 4 multiplications.


Partial Produ Generation	uct			X	X3 Y3	х <u>2</u> У2	xı yı	X0 Yo
	-				x ₃ y ₀	x ₂ y ₀	x _l y ₀	x _o y _o
				x ₃ y ₁	x ₂ y ₁	xlyl	X0Y1	
Multi Operar	nd		x ₃ y ₂	x ₂ y ₂	x_1y_2	x ₀ y ₂		
Addition		хзуз	X2Y3	x _l y ₃	X0.Y3			
-	\mathbf{P}_7	P_{δ}	P_5	P_4	P3	P_2	P_1	P_0

Fig. 3 Working Of The 4×4 Parallel Multiplier

A. Partial Product Generation (PPG)

For product term generation the FRG gate is used. The FRG gate is used to perform AND operation by forcing one constant input as logic 0 whereas it produces required product term along with two garbage outputs. The Fig. 4 shows the implementation of AND operation using FRG.





Multiplier partial products are generated in parallel using 16 Fredkin gates (FRG) as shown in Fig. 5. This uses 16 FRG is a better circuit as it has less hardware complexity compared to other gates and moreover it posses parity preserving logic.

B. Reversible Fault Tolerant Parallel Adder (RFTPA)

The RFTPA circuit needs reversible fault tolerant full adder (RFTFA) and half adder (RFTHA). Many reversible full adders have been proposed in the past. For example, TSG, MKG and HNG gates can singly perform the full adder operation. Design of multipliers with these gates indicates the different critical parameters for reversible multipliers. Experimental results of different reversible multiplier circuits in terms of speed, number of garbage outputs and constant inputs show that multiplier circuits with adders designed using IG gates have better results than multiplier circuits with MKG or TSG gates.




Fig. 5 Partial Product Generation Circuit Using Peres Gates IG gate used as half adder is shown in Fig. 6. It requires two constant inputs of logic 0 and produces the required sum and carry term with two garbage outputs. It can also be further extended to implement full adder circuit which requires two constant inputs of logic 0 and gives three garbage values. The full adder implementation using IG gate is shown in Fig. 7.




Fig. 7 IG as Full Tolerant Full Adder (FTFA)

The circuit of proposed RFTPA is shown in Fig. 8. It requires four IG gate for half adder and eight FTFA for full adder logic implementation.



ISO 9001:2008 Certified

International Journal of Engineering and Innovative Technology (IJEIT)

Volume 2, Issue 1, July 2012

 $0 x_1 y_0 x_0 y_1 x_0 y_0$ 0 X₀y₂ X₂y₀ 0 X₂Y₃X₃Y₂ x_ay_a x_ay_a 0 X, Y, X, Y, x, y, FTFA IG FTFA FTFA FTFA FTFA FTFA IC Pl po P2 P5 P4 P3 Ρ7

Fig. 8 RFTPA Circuit Using IG Based Half Adder and Full Adder

IV. RESULT AND DISCUSSION

The entire architecture is modeled using VHSIC hardware description language (VHDL). The coding is done on Xilinx ISE8.2i on Spartan 3E using target device: 3s500efg320-4 at speed grade of -4. For simulation purpose the Modelsim6.2h has been used. The proposed multiplier is efficient in terms of number of reversible gates and delay compared to existing multipliers which are only reversible in nature. The worst case delay is 19.1 nS (52.7% logic, 47.3% route).

V. CONCLUSION

Multiplier is a basic arithmetic cell in computer arithmetic units. The energy consumption in computation turns out to be deeply linked to the reversibility of the computation. The primary objective of this paper was to gain insight into the Reversible Computation and its use for making circuits energy efficient for long life. In the proposed work, we synthesized a parity preserving reversible multiplier circuit with the help of existing fault tolerant Fredkin and IG gate. The comparison between the proposed multiplier and those of the previous multiplier showed that the proposed work is better in few aspects and can be encouraged due to its additional feature of fault detection technique. Thus, our proposed parity-preserving multiplier circuit can be used in designing fault tolerant reversible complex circuits like ALU. Using such circuit can be helpful not in terms of power saving but also acts as high speed multiplier for dedicated hardware. The prospect for further research includes the reversible implementation of more complex arithmetic circuits such as function evaluation and multiplicative division circuits using this multiplier.

REFERENCES

- [1] R. Landuer, IBM, Irreversibility and heat generation in the computing process, J. Res. Develop., 5 (1961) 183.
- [2] C. H. Bennet, Logical reversibility of computation, IBM J. Res. Dev., 6 (1973) 525.
- [3] M. Nielsen and I. Chuang, Quantum computation and quantum information, Cambridge University Press, New Delhi (2002).

- [4] A. De Vos et al, Design of reversible logic circuits by means of control gates, PATMOS 2000: LNCS, 1918 (2000) 255.
- [5] B. Desoete and A. De Vos, A reversible carry-look-ahead adder using control gates, Integration, VLSI J., 33 (2002) 88.
- [6] P. Kerntopf, A new heuristic algorithm for reversible logic synthesis, In Proceedings of the IEEE Design Automation Conference (2004) 834.
- [7] A. Agarwal and N. K. Jha, Synthesis of reversible logic, Proceedings of IEEE, Design, Automation and Test in Europe Conference and Exhibition, 2 (2004) 1384.
- [8] A. De Vos and Y. V. Rentergem, Reversible computing: from mathematical group theory to electronical circuit experiment. In Proceedings of the 2nd Conference on Computing Frontiers (2005).
- [9] V. V. Shende, I.L. Markov, and S.S. Bullock, Synthesis of quantum logic circuits, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 25 (2006) 1000.
- [10] M. Mohammad and M. Eshghi, Heuristic methods to use don't cares in automated design of reversible and quantum logic circuits, Quantum Inform. Process. J., 7 (2008) 172.
- [11] D. M. Miller, D. Maslov, G. W. Duek, A Transformation based algorithm for reversible logic synthesis, Proceedings of 40th Design Automation conference (DAC'03), Anaheim, Califomia (2003) 318.
- [12] M. Mohammadi and M. Eshghi, on _gures of merit in reversible and quantum logic designs, Quantum information Process, 8 (2009) 297.
- [13] D. P. Vasudevan, Reversible-logic design with online testability, IEEE Trans. Instru. and Meas., 55 (2006) 406.
- [14] G. Schrom, Ultra-low-power CMOS technology. PhD thesis, Technischen Universitat Wien (1998).
- [15] R. C. Merkle, Two types of mechanical reversible logic. Nanotech, 4 (1993) 114.
- [16] E. Knill, R. La_amme and G. J. Milburn, A scheme for efficient quantum computation with linear optics, Nature, 409 (2001) 46.
- [17] H. Wood and D. Junghuei Chen, Fredkin gate circuits via recombination enzymes, Proceedings Evolutionary Computation 2004 (CEC2004), 2 (2004) 1896.
- [18] M. P. Frank, "Reversibility for efficient computing" Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Mass. Inst. Tech., Cambridge, Jun.1999.
- [19] E. Fredkin and T Toffoli, "Conservative logic," Int. 1. Theor. Phys., vol. 21, no. 3-4, pp. 219-253, 1982.
- [20] P G upta, A. Agrawal, N. K. Jha, "An Algorithm for synthesis of reversible logic circuits", IEEE Transactions on computer-Aided Design of integrated Circuits and Systems, Vol. 25, No. II, pp.2317-2330, November 2006.
- [21] Saiful Islam, M.D. and M.D. Rafiqul Islam."Minimizing of reversible adder circuits", Asian journal, Inform. Tech., 4(12): 1146-1151, 2005.
- [22] Thapliyal Himanshu, and M.B. Srinivas, "Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures", Asia-pacific



ISO 9001:2008 Certified

International Journal of Engineering and Innovative Technology (IJEIT)

Volume 2, Issue 1, July 2012

computer systems architecture conference (ACSAC 05).3740-2005.

Munish Kumar is currently Assistant Professor in the Department of Electronics & Communication Engg, Sachdeva Engg College for Girls, Gharaun, Punjab, 140413, India. (E-mail: munish1238@gmail.com).

- [23] H. H. Babu and A. R Chowdhury, "Design of a compact reversible binary coded decimal adder circuit", Journal of Systems Architecture, 52 (2006) 272.
- [24] H. Thapliyal and M. B. Srinivas, "Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures", Proceedings of the 10th Asia-Paci_c Computer Systems Architecture Conference (ACSAC 05), 3740 (2005) 805.
- [25] M. Haghparast and K. Navi, "A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems". J. Applied Sci., 7 (2007) 3995.
- [26] M. Haghparast and K. Navi, "Design of a novel reversible multiplier circuit using HNG gate in nanotechnology", Am. 1. Applied Sciences, 5 (2008) 282
- [27] H. Thaplyal and M. B. Srinivas, "Novel reversible multiplier architecture using reversible TSG gate", IEEE Int. Conf Computer Systems and Applications (2006) 100.
- [28] M. Shams, M. Haghparast and K. Navi, "Novel reversible multiplier circuit in nanotechnology", World App. Sci. 1, 3 (2008) 806.
- [29] M. Haghparast, S. J. Jassbi, K. Navi and O. Hashemipour, "Design of a novel reversible multiplier circuit using HNG gate in nanotechnology", World Appl. Sci. 1, 3 (2008) 974.
- [30] M.S. Islam ET a, "Low cost quantum realization of reversible multiplier circuit", Information technology journal, 8 (2009) 208.
- [31] M. S. Islam, and M. Rafiqul Islam, "Minimization of reversible adder circuits", Asian Journal of Information Technology, vol. 4, no. 12, pp. 1146-1151, 2005.
- [32] B. Parhami , "Fault tolerant reversible circuits", in Proceedings of 40th Asimolar Conf. Signals, Systems, and Computers, Pacific Grove, CA, pp. 1726-1729, October 2006.
- [33] D. Maslov, G. W. Dueck, and D. M. Miller, "Synthesis of Fredkin-Toffoli reversible networks," IEEE Trans. VLSI Systems, vol. 13, no. 6, pp. 765-769, 2005.
- [34] R. Feynman, "Quantum mechanical computers", Optical News, vol. 11, 1985, pp. 11-20.
- [35] A. Peres, "Reversible logic and quantum computers", Physical Review: A, vol. 32, no. 6, pp. 3266-3276, 1985.
- [36] T. Toffoli, "Reversible computing", In Automata, Languages and Programming, Springer-Verlag, pp. 632-644, 1980.
- [37] Islam, S.; Rahman, M.M.; Begum, Z.; Hafiz, Z.; Al Mahmud, A.;, "Synthesis of Fault Tolerant Reversible Logic Circuits," Testing and Diagnosis, 2009. ICTD 2009. IEEE Circuits and Systems International Conference on, vol., no., pp.1-4, 28-29 April 2009.

Author's Biography

Parminder Kaur is currently Assistant professor in ECE Department, Desh Bhagat Engineering College, Mandi Gobindgarh, 147301, India. (E-mail: parminderkaurece@gmail.com).

Sheenu Thapar, ECE Department, Continental Institute of Engineering & Technology, Fatehgarh Sahib, 140407, India. (E-mail: sheenukuk@gmail.com).